Performance comparison of 6T SRAM bit-cells based on side-contacted FED and CMOS
نویسندگان
چکیده
منابع مشابه
Comparison of Conventional 6T SRAM cell and FinFET based 6T SRAM Cell Parameters at 45nm Technology
When working for low power application the main estimation is to reduce leakage components and parameters. This stanza explores a vast link towards low leakage power SRAM cells using new technology and devices. The RAM contains bi-stable cross coupled latch which has V_th higher in write mode access MOSFET (Metal Oxide Semiconductor Field Effect Transistor) and lower V_th in read access mode MO...
متن کامل6T SRAM at 45nm CMOS technology for low power optimization
SRAM is designed to provide an interface with CPU and to replace DRAMs in systems that require very low power consumption. Low power SRAM design is crucial since it takes a large fraction of total power and die area in high performance processors. A SRAM cell must meet the requirements for the operation in submicron/nano ranges. 8T SRAM is traditionally concerned as a more reliable memory cell,...
متن کاملEstimation of Power Dissipation of CMOS and finFET based 6T SRAM Memory
This paper provides the estimation of power dissipation of CMOS and finFET based 6T SRAM Memory. CMOS expertise feature size and threshold voltage have been scaling down for decades for achieving high density and high performance. The continuing reduce in the feature size and the corresponding increases in chip density and operating frequency have made power consumption a major concern in VLSI ...
متن کاملThe Impact of Bit-Line Coupling and Ground Bounce on CMOS SRAM Performance
In this paper, we provide an analytical framework to study the inter-cell and intra-cell bit-line coupling when it is superimposed with the ground bounce effect and show how those noises impair the performance of SRAM. The impact of noises is expressed in term of a coupling noise degradation factor and a ground bounce degradation factor. We have used analytical techniques to reduce the governin...
متن کاملArea Comparison between 6T and 8T SRAM Cells in Dual-Vdd Scheme and DVS Scheme
This paper compares areas between a 6T and 8T SRAM cells, in a dual-Vdd scheme and a dynamic voltage scaling (DVS) scheme. In the dual-Vdd scheme, we predict that the area of the 6T cell keep smaller than that of the 8T cell, over feature technology nodes all down to 32 nm. In contrast, in the DVS scheme, the 8T cell will becomes superior to the 6T cell after the 32-nm node, in terms of the are...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Alexandria Engineering Journal
سال: 2020
ISSN: 1110-0168
DOI: 10.1016/j.aej.2020.06.026